

The Role of a Compact Low Voltage FE-SEM in Semiconductor Failure Analysis

Application Note

Introduction

Progress of semiconductor devices has rapidly accelerated toward high integration, high density and high functionality. In addition, use applications are widely penetrated into various consumer and industrial fields.

Failure analysis is the process of investigating semiconductor devices after failure is observed by electric measurement, and by physical, microscopy and chemical analysis techniques necessary to confirm the reported failure and clarify the failure mechanism. It relies on collecting failed components for subsequent examination of the cause or causes of failure using a wide array of methods. The NDT (nondestructive testing) methods are valuable because the failed products are unaffected by analysis, so inspection usually starts using these methods. "Microelectronics Failure Analysis Desk Reference" 5th edition published by ASM International is a good reference which covers the plethora of techniques employed in semiconductor failure analysis.

Typical analysis includes but is not limited to the following:

 Image – Optical, Thermal imaging, FE-SEM (including EDS), AFM (including derivative modes, conductive AFM, electric force, Kelvin Probe AFM, Scanning Capacitance, Scanning Microwave Microscopy, etc.), and FE-AES images of device on wafer or depackaged

- Surface FE-AES survey, x-y mapping, and depth/ composition profiles
- Chemical analysis FT-IR microspectroscopy analysis, SEM based EDS analysis
- Structural FE-SEM and TEM crosssectioning, X-Ray imaging
- Electrical characterization I/V curves and parametric analysis
- Relating visual images with operating function, or failure
- Relating chemical composition and electrical data with operating function or failure
- Relating internal structure, or failure, to the design, engineering, manufacturing, or operation

Of the multitude of scientific instrumentation used to characterize semiconductor device failures, SEM is one of the most common instruments. Because of the ubiquitous need for SEM images in failure analysis, a new breed of instruments, the compact or bench top SEM, is garnering attention. These smaller SEMs will not replace the full suite of analytical capabilities of the full-size instruments; however, their ease of use and quick, high resolution images allows operators with a wider range of SEM skill level. The compact SEM improves overall efficiency and analysis time; allowing researchers to guickly image the device when only an image is needed to guide further analysis thereby enabling the highly skilled operator of the full-sized SEM to focus on the more complicated analyses.






Figure 1. Deprocessed chip metal conductor lines.




Figure 2. Deprocessed chip metal conductor lines.




Figure 3. Deprocessed chip metal conductor lines.




Figure 4. Deprocessed chip metal conductor lines.




Figure 5. Deprocessed chip metal conductor lines, topographic shading image from Figure 4.



Figure 6. Etch defect resulting in non-through via.




Figure 7. Etch defect resulting in non-through via.




Figure 8. Etch defect resulting in non-through via.




Figure 9. Etch defect resulting in non-through via, topographic shading image.




Figure 10. Etch defect resulting in non-through via.




Figure 11. Etch defect resulting in non-through via.

Agilent's 8500 compact FE-SEM is a low voltage, field emission SEM which employs a novel electrostatic lens design. This innovative design allows for high resolution imaging of semiconductor devices, typically without the need for metal coating. The 8500 FE-SEM was used to image metal lines on a deprocessed chip package, Via defects, a 45nm gate structure, and a BGA contact pad.

Deprocessed Chip Metal Lines

After NDT analysis, typically the next step is deprocessing or unsealing the chip. The purpose of unsealing is to expose the surface of the chip without damaging the surface of the silicon chip, the wire and the lead frame and to make later observations and measurements. The device, with the surface of the chip exposed by deprocessing, is observed with a compact FE-SEM, see Figures 1-5. The state of chips, the state of die bonds, the state of wires and the state of leads are observed carefully. The abnormalities typically detected by internal observations are as follows: attachment of foreign materials, pattern abnormalities, wire breakage, short-circuits, corrosion of Al wires or traces, and cracks on passivation films.

Via Defects

To increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional chip stacking using through silicon vias. Chip stacking with through silicon vias combines silicon and packaging technologies. As a result, these new structures have unique manufacturing and reliability requirements.

Via formation is typically accomplished by etching using a deep reactive ion etching process. However, if this etch fails to sufficiently "drill through" the metal via will not make electrical contact to the layer below. Figures 6–11.




Figure 12. 45 nm node gate stack.




Figure 13. 45 nm node gate stack.




Figure 14. 45nm node gate stack.




Figure 15. BGA contact pad.




Figure 16. BGA contact pad, board contact interface.




Figure 17. BGA contact pad, board contact interface.




Figure 18. BGA contact pad, IC chip contact interface.

45nm Gate Structure

One of the key methods to enable transistor gate length scaling over the past several generations has been to scale the gate oxide. This improves the control of the gate electrode over the channel, enabling both shorter channel lengths and higher performance. As the gate oxide was scaled the gate leakage current increased and the scaling of the gate oxide slowed as a result of the power limitations from the increased gate leakage. In order to overcome these limitations at the 45 nm structures, new high dielectric constant materials had to be developed. With the decreasing scale challenges arise in imaging the structures for both geometry and material composition. Previously visualizing 45 nm gate structures has been unattainable with compact SEM instruments. However, with the advent of the compact FE-SEM, these structures can now be imaged for the first time. Figures 12–14.

BGA Contact Pad

Failure analysis of BGA (ball grid array) devices can be daunting. The primary advantage of BGA packaging is the packing of large numbers, upwards





Figure 19. BGA contact pad, IC chip Figure 20. BGA contact pad, IC chip contact interface.

of 500, of input-output pins into a relatively small area. The high number of connections is also what makes the failure analysis task so complex. Two of the most common failure modes are black pad syndrome and die cracking. Black pad syndrome is related to residual phosphorus from electroless metal plating, causing a weak layer during solder reflow. Die cracking is related to thermal expansion mismatch of materials or mechanical flexing of the printed circuit assembly.

SEM examination of a BGA cross section was performed to look for both of these failure modes, see Figures 15–20. Upon close inspection of the solder interface, Figures 16-18, no evidence of black pad syndrome



contact interface.

was observed. However in Figures 19 and 20, evidence of die cracking is visible within the IC device.

Conclusions

Low voltage compact FE-SEM provides ease of use and a straightforward technique for high resolution imaging of semiconductor device structures, typically without the need for metal coating to dissipate charge buildup. Although the application range of the semiconductor samples examined spans many levels of sophistication in materials, design, and processing, the morphological features of interest and defects could easily be investigated with the Agilent 8500 FE-SEM.

Nano Mechanical Systems from Agilent Technologies

Agilent Technologies, the premier measurement company, offers highprecision, modular nano-measurement solutions for research, industry, and education. Exceptional worldwide support is provided by experienced application scientists and technical service personnel. Agilent's leading-edge R&D laboratories ensure the continued, timely introduction and optimization of innovative, easy-to-use nanomechanical system technologies.

www.agilent.com/find/nano

Americas	
Canada	(877) 894 4414
Latin America	305 269 7500
United States	(800) 829 4444
United States	(000) 029 4444
Asia Pacific	
Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Thailand	1 800 226 008
Europe & Middle East	
Austria	43 (0) 1 360 277 1571
Belgium	32 (0) 2 404 93 40
Denmark	45 70 13 15 15
Finland	358 (0) 10 855 2100
France	0825 010 700*
	*0.125 €/minute
Germany	49 (0) 7031 464 6333
Ireland	1890 924 204
Israel	972-3-9288-504/544
Italy	39 02 92 60 8484
Netherlands	31 (0) 20 547 2111
Spain	34 (91) 631 3300
Sweden	0200-88 22 55
Switzerland	0800 80 53 53
United Kingdom	44 (0) 118 9276201
Other European Countries:	

www.agilent.com/find/contactus

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2011 Printed in USA, October 4, 2011 5990-9258EN

